Abstract. A fully homomorphic encryption (FHE) scheme is envisioned as a key cryptographic tool in building a secure and reliable cloud computing environment, as it allows arbitrary evaluation of a ciphertext without revealing the plaintext. However, existing FHE implementations remain impractical due to very high time and resource costs. To the authors' knowledge, this paper presents the first hardware implementation of an encryption primitive for FHE over the integers using FPGA technology. A large-integer multiplier architecture utilising Integer-FFT multiplication is proposed, and a large-integer Barrett modular reduction module is designed incorporating the proposed multiplier. The encryption primitive used in the integer-based FHE scheme is designed employing the proposed multiplier and modular reduction modules. The designs are verified using the Xilinx Virtex-7 FPGA platform. Experimental results show that a speed improvement factor of up to 44 is achievable for the hardware implementation of the FHE encryption scheme when compared to its corresponding software implementation. Moreover, performance analysis shows further speed improvements of the integer-based FHE encryption primitives may still be possible, for example through further optimisations or by targeting an ASIC platform.
Introduction
Fully homomorphic encryption (FHE) is a significant breakthrough in cryptographic research in recent years [1] . A FHE scheme can be used to arbitrarily perform computations on a ciphertext without compromising the content of the corresponding plaintext. Thus, a practical FHE scheme will open the door to numerous new security technologies and privacy related applications, such as privacy-preserving search and cloud-based computing.
A working example of FHE was introduced by Gentry in 2009 [2] . Since then, several FHE schemes and corresponding software implementations based on various computationally hard problems have been proposed [1] - [12] . The first software implementation of the lattice-based FHE scheme was reported by Gentry and Halevi (GH) with a public key size ranging from 17 Megabytes (MB) to 2.3 Gigabytes, and a ciphertext homomorphic evaluation time of 6 seconds to 30 minutes [7] . The FHE scheme over the integers was introduced in 2010 by van Dijk et al. [3] and Coron et al. [9] then extended this scheme by reducing the public key size, resulting in a bitwise encryption time ranging from 0.05 seconds to 3 minutes. Coron et al. [10] further reduced the public key size to no more than 10.1 MB with a longer encryption time, ranging from 0.05 seconds to 7 minutes. A recent FHE software implementation was on an NVIDIA C2050 GPU [13] ; it uses the Integer-FFT algorithm [14] for multiplication, the Montgomery algorithm to perform modular reduction in the Integer-FFT execution and Barrett modular reduction [15] to implement the GH FHE scheme [7] . This implementation resulted in a speed improvement of almost 7 compared to the original results [7] . However, results show there is still a long way to go before a practical FHE scheme can be deployed in real-life applications.
To date, there have been few hardware implementations of FHE schemes. Cousins et al. [16, 17] proposed a hardware implementation on an FPGA platform using the Matlab HDL Coder tool; however they do not report any implementation or simulation results. More recently, an ASIC implementation of a multiplier for the GH FHE scheme is proposed by Doröz et al [18] ; this implementation shows comparable performance to the original software implementation and uses less area. An FPGA implementation of a multiplier for the GH FHE scheme was proposed by Wang and Huang [19] and is stated to be about twice as fast as the previously mentioned GPU implementation [13] . Further to this, an ASIC design of the full GH FHE scheme, without key generation, is proposed in [20] . Timings show this ASIC implementation is considerably faster than the original implementation in software [7] and also the encryption and recrypt steps are faster than for the GPU platform implementation [13] .
The objective of this paper is to accelerate the encryption primitives in integer-based FHE using FPGA technology. This particular FHE algorithm is chosen because of the comparatively simpler theory, smaller key size and comparable performance to the GH scheme. Moreover, the introduction of a batched FHE scheme over the integers promises further efficiency improvements [21] . Multiplication is a key element in these FHE schemes and features in the encryption, decryption and evaluation steps. Large-integer FFT multiplication has also been used in the previously mentioned hardware and GPU implementations of other FHE schemes. In this paper we focus initially on the hardware architecture of a large integer multiplier using the FFT algorithm and how this can speed up the encryption step of an integer-based FHE scheme. Future work will investigate the impact of the hardware multiplier on the other steps within the FHE scheme.
Specifically, we present the first hardware implementation of an encryption primitive required for FHE over the integers. Our contributions are as follows: (i) a novel large-integer hardware multiplier architecture using the Integer-FFT multiplication algorithm is proposed; (ii) a large-integer architecture of Barrett modular reduction using the proposed multiplier as a sub-module is presented along with an analysis of the suitability of four different moduli; (iii) the first hardware architecture for the encryption primitive of FHE over the integers is designed utilising the proposed multiplier and modular reduction; (iv) our implementations are verified for a Xilinx Virtex-7 FPGA, and the results show our design achieves a significant performance improvement of a factor of 44.72 over equivalent software implementations. An extended version of this work is available on the ePrint Archive [22] , where the encryption primitives of two integer-based schemes [9, 10] are implemented; there was little difference between the synthesis implementation results of these primitives and thus this paper only presents results for the implementation of the integer-based scheme [9] with the fastest running time.
The rest of the paper is organised as follows. In Section 2, the background information is introduced. In Section 3 the proposed hardware architectures of the FHE encryption primitive is described. Implementation and performance results are given in Section 4. Finally, Section 5 concludes the paper.
Related Work

Encryption Primitive in FHE over the Integers
First proposed by van Dijk et al. [3] , the integer-based FHE scheme was later improved by Coron et al. [9, 10] by reducing the public key size. The encryption primitive of the scheme [9] , denoted by CMNT here, is implemented in this paper. The encryption step is as follows:
where C denotes the ciphertext; M ∈ {0, 1} is a 1-bit plaintext; R is a random signed integer in the range (−2 ρ , 2 ρ ) and A 0 ∈ [0, 2 ϕ ) is a part of the public key. {B i,j } with 1 ≤ i, j ≤ θ is a random integer sequence, and each B i,j is a δ-bit integer. {A i,0 } and {A i,1 } with 1 ≤ i ≤ θ are two public key sequences, and each entry is a ϕ-bit integer. The parameter bit-lengths of four test groups [9] , used in the performance comparison in Section 4, are listed in Table 1 . For further information on the parameter selection and the parameter security levels, see [9, 10] . To implement (1), the first challenge is the very large multiplication. The multiplication algorithm typically used for very large bit-length operands is the Integer-FFT [14, 23, 24] . It conquers large bit-length multiplication by dividing it into smaller bit-length multiplication and then accumulating. For example, the widely used open-source GMP library uses the Schönhage-Strassen Integer-FFT algorithm [14] for multiplication when the operand bit-length is greater than 2 15 bits [25] . There exist many Integer-FFT variants which aim to improve the speed of small bit-length multiplication, as it is the bottleneck of the Integer-FFT algorithm. However, the use of the embedded multipliers on a Xilinx Virtex-7 FPGA can address this issue, as they are specifically optimised for high-speed performance of up to 750 MHz [26] . Thus, the basic Integer-FFT algorithm [24] combined with these embedded multipliers is used in our work.
The large modular reduction is also a considerable challenge. Generally, the modular reduction algorithms used in traditional long bit-length cryptographic implementations are Montgomery [27] and Barrett reduction [15] . However, due to heavy pre-computation and post-processing costs, Montgomery reduction is only suitable in scenarios where successive modular operations with the same operands are required, such as exponentiation for example. In contrast, Barrett reduction only requires a one-time pre-computation, and therefore is used in our implementation.
The objective of this work is to accelerate the speed of the encryption step outlined in (1) rather than deal with storage bottlenecks. Therefore, it is assumed that there is sufficient off-chip memory available for the designed FPGA accelerator to store intermediate variables and final results. This is a reasonable assumption as the accelerator can be viewed as a powerful coprocessor device, sharing memory with a main workstation over a high speed PCI bus. However, it is acknowledged that with off-chip memory I/O can become a bottleneck and the latency of the bus becomes an issue. Investigations into such issues will be the subject of future work.
The Integer-FFT Multiplication Algorithm
Integer-FFT multiplication treats each multiplication operand as a sequence of smaller, computationally efficient numbers instead of a single large integer. The input parameters for Integer-FFT multiplication are:
-p, an m-bit number, the modulus in Integer-FFT modular reduction -q i , the prime factors of p -k, the FFT point number -ω, the twiddle factor of the FFT -b, the base unit bit-length when transforming the input operand into a b-bit digit sequence
To ensure the Integer-FFT algorithm works correctly, the FFT point number k must divide q i − 1 for every prime factor q i of p (if p is a prime, q i equals p). The twiddle factor ω is a primitive k th root of unity, that is ω k ≡ 1 (mod p) and ω k/qi − 1 ≡ 0 (mod p) for any prime divisor q i of p [14] , and all operations used in the FFT should be modular with respect to the modulus p. The requirement for a suitable base unit bit-length is k(2 As the selection of a reasonable modulus, p, heavily influences the modular multiplication performance, four different moduli, as defined in Table 2 , are implemented and compared in this work. Further details on the moduli are given in Section 3.3. The Integer-FFT algorithm [14] is outlined in Algorithm 1. 
The Barrett Modular Reduction
Two Barrett modular reduction hardware architectures have been designed for this work. The first is for small integer reduction used in the Integer-FFT algorithm, and the second is for the proposed large integer Barrett reduction design. Both adopt the Barrett reduction algorithm introduced in [30] , outlined in Algorithm 2.
The essence of Barrett reduction is that the intermediate parameterσ given in Algorithm 2 is used to estimate x/p, where . is the floor operation. Then x −σp is used to approximate x(mod p). The advantage of this algorithm is that it has been proven that if β < −2 and α > m, at most one subtraction is required in the final reduction [30] .
3 The Proposed FHE Encryption Architecture
Multiplier Architecture Overview
The multiplier architecture consists of a shared RAM, a finite state machine (FSM) controller and an Integer-FFT unit. The shared RAMs are assumed to 
Algorithm 2: Barrett Reduction Algorithm
Input: x (2m-bit), p (m-bit) and a pre-computed constant p1 = 2 m+α /p Output: y = x (mod p) 1σ = x/2 m+β × 2 m+α /p 2 α−β 2 p2 =σ × p; 3 y1 = x − p2 and y2 = y1 − p; 4 If y2 < 0, y = y1, otherwise y = y2; 5 return
The FFT/IFFT Module and Butterfly Unit
Various FFT algorithms and architectures can be used to implement the FFT algorithm for different optimisation goals [23, 24] . In this work, a radix-2 fully parallel architecture is adopted for FFT and IFFT in order to obtain the highest throughput. There are log 2 k butterfly stages for a k-point FFT, and each butterfly stage is composed of k/2 parallel butterfly units. The IFFT needs to multiply k −1 (mod p), which is not required in the FFT. If an identical architecture is used to implement both the IFFT and FFT, a point-wise module multiplication stage is additionally required for the IFFT and the cycle latency is increased. This problem can be solved by pre-computinĝ . In order to meet the butterfly requirement of both FFT and IFFT, a unified butterfly unit is proposed in Fig. 2 . The multiplication at the bottom left-hand side in Fig. 2 , x down × ω down , is the same for all FFT/IFFT butterfly stages, as is the operation of X up /X down on the right-hand side of Fig. 2 . However, the operation of x up × ω up on the upper left-hand side of Fig. 2 is only required in the final stage of the IFFT.
In the design presented here, if the special modulus p = 2 m−1 + 1 is used, each m-bit multiplier in a butterfly is implemented using a bit-shift operation, as the k th primitive root of unit, ω, equals 2, as stated in Table 2 . Otherwise, each butterfly multiplier is designed using a multi-stage pipelined multiplier and implemented using FPGA embedded multipliers using Xilinx Core Generator [26] tools. This prevents the multipliers becoming the bottleneck in our design.
The Modular Reduction Module
The small integer modular reduction is very simple, only requiring an addition/subtraction operation; it is illustrated in the right half of Fig. 2 . Therefore, this subsection introduces the modular reduction unit used after the butterfly and point-wise multiplication. Three modular reduction methods are designed and tested in our work: Barrett reduction with any modulus (in this case 2 32 − 2 20 + 1); the simplest reduction method with the modulus in the special form 2 m−1 + 1; and modular reduction using the suitable Solinas modulus, 2 64 − 2 32 + 1 [29] . The Barrett reduction architecture is shown in Fig. 3(a) and it requires two multipliers and two subtractions. Following Algorithm 2, in our design we set β = −4 and α = m + 4; thus the pre-computed constant is p 1 = 2 2m+4 /p. The second design with special form modulus [14] is shown in Fig. 3(b) and the reduction y = x(mod p) is easily obtained using the logic in Fig.3(b) as follows:
and y 2 = y 1 + p; if y 1 < 0, y = y 2 ; else y = y 1 [31] . As no multiplication is required, this circuit consumes less hardware resources than traditional Barrett reduction and offers faster performance. 32 (b+c)−a−b+d, is within the range (p, 2p), only an addition, a subtraction and a 3 → 1 multiplexer are needed for the reduction. This is still much simpler than Barrett reduction as no multiplication is required. However, given the modulus and twiddle factor restrictions described in Section 2, not every Solinas modulus is suitable [24] .
The FHE encryption architecture is tightly coupled with the large Barrett modular reduction using the FSM controller since only one instance of the proposed multiplier is implemented; the FSM controller occupies a very small percentage of area compared to the multiplier. The encryption primitive in (1) is implemented by firstly executing the pipelined multiplier and accumulation modules in parallel and secondly performing the large Barrett reduction.
Implementation, Performance and Comparison
The proposed architectures are designed and implemented using Xilinx FPGA technology. The synthesis tool used is Xilinx ISE Design Suite 14.1 and Modelsim 6.5a is used as the functional and post-synthesis timing simulation tool. The optimisation objective of the synthesis tool is set to speed. The target device is the Virtex-7 XC7VX980T-2FFG1926. The test vectors are generated as random numbers using C++ according to the parameters given in Table 1 .
The proposed multiplier architecture is implemented as a fully pipelined and parallel circuit. At the outer interface, three RAM read buses and one RAM write bus are implemented, so large multiplication operands can be read into the multiplier and final block product accumulation can be executed simultaneously. At the inner layer, the Integer-FFT multiplier is also pipelined. The basic computation bit-length in the Integer-FFT is determined by modulus bitlength rather than base unit bit-length, so increasing base unit bit-length will not reduce speed performance. However, base unit bit-length is related to the multiplication result, so the larger the base unit bit-length, the lower the latency.
In our implementations the ratio of multiplication operand block bit-length kb/2 and data bus bit-width d, kb/2d, is equal to 8. The data bus bit-width is then equal to 32, 192, 224 and 48 for the moduli respectively. The clock cycle count therefore equals 8 for each kb 2 -bit input operand, and for each output block product except the first block product. The pipeline stage number in each FFT butterfly stage is designed to also equal 8.
We have implemented the FHE encryption primitive with the moduli listed in Table 2 and the synthesis results are shown in Table 3 . It should be noted that, in general, post place and route of the design will give slightly worse results. For each design, the FFT point number k is fixed and is unrelated to multiplication operand bit-length. For the small integer multiplications used in the FFT butterfly and point-wise multiplication, Xilinx Core Generator is employed to generate a 4-stage pipelined multiplier using Virtex-7 FPGA embedded multipliers. From Table 3 the special modulus design with modulus 2 32 + 1 requires the least hardware resources, as no multiplication is needed in the FFT butterfly unit. Also, this design which uses the modulus with the smallest bit-length has the highest frequency, as the multipliers needed for point-wise multiplication in the Integer-FFT algorithm contain the critical path and are implemented as 4-stage pipelined multipliers. However this does not mean that the special modulus design will offer the best performance, as the other moduli allow larger base unit bit-length, which implies that in one clock cycle the Solinas modulus multiplier can produce the longest product. We also find that only the implementation with the smallest modulus, 2 32 + 1, is within the hardware resource budget of the targeted XC7VX980T FPGA device. Moreover the implementation with the second special modulus, 2 64 +1, can fit on the largest available XC7V2000T FPGA device. Thus an ASIC platform would be required for the implementations with the other two moduli; however this would mean the design would no longer be able to take advantage of the embedded multipliers available on Xilinx Virtex-7 FPGAs.
The running time of the proposed hardware implementation of the encryption primitive using the parameter groups from Table 1 is compared with the corresponding previously reported software results in Table 4 . The running time is obtained by averaging the latency of the simulated test vectors and multiplying by the clock frequency. It can be seen that the special modulus multiplier has a higher frequency but still requires more execution time than the Solinas modulus multiplier. This is because in the multiplication circuit, the throughput is mainly determined by the product of data bus bit-width, base unit bit-length and circuit frequency, rather than just the frequency. Comparing moduli, it is also clear to see that although the special moduli can use a simple twiddle factor of 2, its base unit bit-length is much smaller than for the other modulus types when almost the same bit-length modulus is employed. Therefore the Solinas modulus is the best choice of moduli, enabling a comparatively simpler modular reduction and a larger base unit bit-length. Table 4 also shows that a hardware design of the encryption step in integerbased FHE with a Solinas modulus is 61.35 and 44.72 times faster than the corresponding software implementation of CMNT for the toy and large parameter groups respectively. Moreover, for the implementations with special moduli 2 32 + 1 and 2 64 + 1, which both fit on to FPGA devices, speed up factors of 11.25 and 41.32 are achieved for the large parameter group respectively. It must be noted that we only give experimental results using small FFT parameters (i.e., k ≤ 128 and m ≤ 65). As the product of data bus bit-width and frequency determines multiplier performance, we believe that there is much potential for speed improvement of the integer-based FHE encryption primitives if larger FFT parameters are used. Ongoing work focuses on the use of a Solinas prime modulus for a lower cost design, that can achieve a comparable speed to this implementation.
Conclusion
In this paper, the first hardware implementations of the encryption primitive employed in the integer-based FHE scheme by Coron et al. [9] are presented. For this purpose, an Integer-FFT based hardware multiplier module and a Barrett modular reduction module are proposed. These hardware architectures are designed and verified on a Xilinx Virtex-7 device. When the encryption primitive is implemented with a particular Integer-FFT modulus, such as the special modulus 2 32 + 1, the synthesis results show that a speed improvement factor of up to 11.25 is possible compared to the corresponding software implementation for the large scale test data used in FHE over the integers; moreover this design fits on a Virtex-7 FPGA device. This speed improvement factor could be increased to at least 44 if another Integer-FFT modulus such as the Solinas modulus is used; however an ASIC device would need to be targeted, which would provide further inherent improvements in speed. The modulus size is limited in terms of practical or implementable FPGA design due to the excessive hardware cost. As our implementations only use at most 128-point FFT and small base unit bitlengths of at most 28 for the proposed hardware multiplier, there is still potential to further improve the encryption speed in FHE over the integers by increasing the FFT point and targeting an ASIC platform.
